Curation by juander 3 months ago for query risc-v
Original results
-
https://en.wikipedia.org/wiki/RISC-V — found via Wikipedia
RISC-V
(RISC) principles. The project began in 2010 at the University of California, Berkeley, transferred to the RISC-V Foundation in 2015, and on to RISC-V
-
https://en.wikipedia.org/wiki/Reduced_instruction_set_computer — found via Wikipedia
Reduced instruction set computer
In electronics and computer science, a reduced instruction set computer (RISC) is a computer architecture designed to simplify the individual instructions
-
https://en.wikipedia.org/wiki/RISC-V_instruction_listings — found via Wikipedia
RISC-V instruction listings
The RISC-V instruction set refers to the set of instructions that RISC-V compatible microprocessors support. The instructions are usually part of an executable
-
https://en.wikipedia.org/wiki/RISC-V_assembly_language — found via Wikipedia
RISC-V assembly language
RISC-V assembly language is a low-level programming language that is used to produce object code for the RISC-V class of processors. Assembly languages
-
https://en.wikipedia.org/wiki/MIPS_Technologies — found via Wikipedia
MIPS Technologies
is most widely known for developing the MIPS architecture and a series of RISC CPU chips based on it. MIPS provides processor architectures and cores for
-
http://github.com/riscv — found via Mwmbl
RISC-V · GitHub
Saved searches Use saved searches to filter your results more quickly You signed in with another tab or window. Reload to refresh your session.You signed…
-
https://github.com/riscv-mcu — found via Mwmbl
RISC-V Microcontroller · GitHub
Saved searches Use saved searches to filter your results more quickly You signed in with another tab or window. Reload to refresh your session.You signed…
-
https://github.com/riscv-admin/ — found via Mwmbl
RISC-V Administrative Materials · GitHub
Saved searches Use saved searches to filter your results more quickly You signed in with another tab or window. Reload to refresh your session.You signed…
-
https://github.com/riscv-android-src — found via Mwmbl
RISC-V Android · GitHub
Saved searches Use saved searches to filter your results more quickly You signed in with another tab or window. Reload to refresh your session.You signed…
-
http://riscv.org — found via Mwmbl
RISC-V International – RISC-V: The Open Standard RISC Instructio…
RISC-V Summit North America 2024 | October 22-23 Upcoming Event RISC-V Summit Europe The RISC-V Summit Europe is the premier event that connects the Euro…
-
http://riscv.org/risc-v-staff/ — found via Mwmbl
RISC-V Staff – RISC-V International
RISC-V Executive Team Calista Redmond CEO Calista Redmond CEO, RISC-V International Calista Redmond is the CEO of RISC-V International with a mission to …
-
https://riscv.org/feed/ — found via Mwmbl
RISC-V International
VRULL, a company headquartered in Austria that provides consulting services and outsourced R&D to semiconductor companies, is entering a strategic partne…
-
http://riscv.org/risc-v-labs/ — found via Mwmbl
RISC-V Labs – RISC-V International
A broad and robust software ecosystem is key to the success of RISC-V. RISC-V Labs brings together member companies from across the ecosystem to give dev…
-
http://riscv.org/recognition/ — found via Mwmbl
RISC-V Recognition – RISC-V International
Recognition RISC-V Recognition rewards and amplifies the work of community members, engineers, and advocates working hard to advance RISC-V. Composed of …
-
https://riscv.org/about/ — found via Mwmbl
About RISC-V - RISC-V International
RISC-V combines a modular technical approach with an open, royalty-free ISA — meaning that anyone, anywhere can benefit from the IP contributed and produc…
-
http://riscv.org/about/ — found via Mwmbl
About RISC-V – RISC-V International
RISC-V is an open standard Instruction Set Architecture (ISA) enabling a new era of processor innovation through open collaboration RISC-V enables the co…
-
https://techcrunch.com/tag/risc-v/ — found via Mwmbl
RISC-V | TechCrunch
RISC-V The Linux Foundation Europe, the relatively new European arm of the Linux Foundation foundation of foundations, today announced the launch of the …
-
http://www.anandtech.com/tag/risc-v — found via Mwmbl
RISC-V - Latest Articles and Reviews on AnandTech
RISC-V As part of a broad collaborative agreement with Google, Qualcomm this week said that that it will be adopting the RISC-V instruction set architect…
-
http://www.jeffgeerling.com/tags/risc-v — found via Mwmbl
risc-v | Jeff Geerling
Main menu risc-v Ansible runs on Python, and Python runs on... well pretty much everything. Including newer RISC-V machines. But Ansible has a lot of dep…
-
http://www.jeffgeerling.com/comment/31936 — found via Mwmbl
RISC-V Business: Testing StarFive's VisionFive 2 SBC | Jeff Geer…
Main menu RISC-V Business: Testing StarFive's VisionFive 2 SBC It's risky business fighting Intel, AMD, and Arm, and that's exactly what Star Five is try…
-
http://lwn.net/Articles/856870/ — found via Mwmbl
Why RISC-V doesn't (yet) support KVM [LWN.net]
Why RISC-V doesn't (yet) support KVM > Are kernel maintainers prepared to support more than one version of RISC-V virtualization? Why would that be a pro…
-
https://lwn.net/Articles/724172/ — found via Mwmbl
6th RISC-V Workshop Proceedings [LWN.net]
6th RISC-V Workshop Proceedings The proceedings of the RISC-V workshop, held May 8-11 in Shanghai China, are available with links to slides and videos. T…
-
http://wiki.ubuntu.com/RISC-V/QEMU — found via Mwmbl
RISC-V/QEMU - Ubuntu Wiki
Then login using ubuntu:ubuntu. See the cloud-init section below to further customise the first boot behaviour with cloud-init. cloud-init integration Th…
-
http://wiki.ubuntu.com/RISC-V/LicheeRV — found via Mwmbl
RISC-V/LicheeRV - Ubuntu Wiki
LicheeRV Dock The LicheeRV board can be used in different configurations. We currently only supply an image for the LicheeRV with Dock. Below you will fi…
-
http://wiki.ubuntu.com/RISC-V/Nezha%20D1 — found via Mwmbl
RISC-V/Nezha D1 - Ubuntu Wiki
Copying Ubuntu onto the SD-card You will have to replace /dev/sdX by the actual device name of your SD card. Please, be especially cautious not to overwr…
-
http://wiki.ubuntu.com/RISC-V/Milk-V Mars — found via Mwmbl
RISC-V/Milk-V Mars - Ubuntu Wiki
U-Boot The Milk-V Mars board can boot firmware from either of SPI flash, SD-card, eMMC, or UART. The boot source is selected via DIP switches. GPIO01 GPI…
-
https://www.sifive.com/designshare — found via Mwmbl
RISC-V Core IP Portfolio - SiFive
A Winning Processor Portfolio. The broad SiFive® Core IP portfolio is comprised of four distinct families spanning from high-performance application proc…
-
https://www.sifive.com/technology/risc-v — found via Mwmbl
RISC-V - SiFive
The Gold Standard of RISC-V SiFive was founded in California's Silicon Valley by the inventors of RISC-V, who have been developing the RISC-V instruction…
-
https://www.cnx-software.com/tag/risc-v — found via Mwmbl
risc-v News - CNX Software - Embedded Systems News
Microchip has introduced its first 64-bit RISC-V microprocessor family with the PIC64GX pin-to-pin compatible with the company’s PolarFire SoC FPGA devic…
-
https://www.cnx-software.com/news/RISC-V/page/8/ — found via Mwmbl
risc-v News - Page 8 of 48 - CNX Software - Embedded Systems News
risc-v Renesas has recently announced its first homegrown 32-bit RISC-V CPU core based on the open-standard instruction set architecture (ISA). This CPU …
-
https://www.cnx-software.com/news/RISC-V/page/15/ — found via Mwmbl
risc-v News - Page 15 of 48 - CNX Software - Embedded Systems Ne…
risc-v Yesterday, I ended up on the HPMicro website showing the illustration above about a 1 GHz MCU called HPM64G0. It looked interesting enough so I cl…
-
https://www.cnx-software.com/news/risc-v/page/37/ — found via Mwmbl
risc-v News - Page 37 of 48 - CNX Software - Embedded Systems Ne…
RISC-V based PolarFire SoC FPGA by Microsemi may be coming up in the third quarter of this year, but Ali Uzel has been sharing a few details about SAVVY-…
-
https://9to5google.com/guides/risc-v/ — found via Mwmbl
RISC-V - 9to5Google
RISC-V Earlier this month, Qualcomm announced it was working with Google on a RISC-V Wear OS chip. The Android team today provided an update on RISC-V ad…
-
https://eprint.iacr.org/2022/1697 — found via Mwmbl
RISC-V Instruction Set Extensions for Lightweight Symmetric Cryp…
Abstract The NIST LightWeight Cryptography (LWC) selection process aims to standardise cryptographic functionality which is suitable for resource-constra…
-
https://www.phoronix.com/search/RISC-V — found via Mwmbl
RISC-V - Phoronix
The mission at Phoronix since 2004 has centered around enriching the Linux hardware experience. In addition to supporting our site through advertisements…
-
http://www.phoronix.com/news/RISC-V-GCC7-Lands — found via Mwmbl
RISC-V Port Lands In GCC 7 Codebase - Phoronix
RISC-V Port Lands In GCC 7 Codebase The RISC-V GCC port has been a work in progress for a long time and was held up by university lawyers while that was …
-
http://www.phoronix.com/news/Linux-6.11-RISC-V — found via Mwmbl
RISC-V Sees Support For New ISA Extensions In Linux 6.11 - Phoro…
RISC-V Sees Support For New ISA Extensions In Linux 6.11 Palmer Dabbelt on Saturday sent out the RISC-V architecture updates for the ongoing Linux 6.11 m…
-
http://www.phoronix.com/forums/node/930039 — found via Mwmbl
RISC-V Port Lands In GCC 7 Codebase - Phoronix Forums
If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register li…
-
http://www.phoronix.com/forums/node/976407 — found via Mwmbl
RISC-V Eyeing Mainline In Time For The Linux 4.15 Kernel - …
If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register li…
-
http://www.phoronix.com/forums/node/979619 — found via Mwmbl
RISC-V Continues Prepping For Mainline Linux Kernel - Ph…
If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register li…
-
http://www.phoronix.com/forums/node/891437 — found via Mwmbl
RISC-V Backend Proposed For LLVM - Phoronix Forums
If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register li…
-
http://esr.ibiblio.org/?p=8242 — found via Mwmbl
RISC-V is doing disruption right – Armed and Dangerous
RISC-V is doing disruption right Technical introduction here (somewhat out of date; hardware support is broader and deeper now, and I have seen video of …
-
https://habr.com/ru/post/454208/ — found via Mwmbl
RISC-V с нуля / Хабр
# I put these two exports directly in my ~/.zshenv file - you may have to do something else. export RISCV_OPENOCD_PATH="$HOME/usys/riscv/openocd-<date>-<…
-
https://gcc.gnu.org/PR95115 — found via Mwmbl
95115 – RISC-V 64: inf/inf division optimized out, invalid opera…
Created attachment 48525[details] Testcase On 64-bit RISC-V, the acos/asin tests from the glibc testsuite fails when it is built with GCC 10, as the inva…
New results
-
https://en.wikipedia.org/wiki/RISC-V — found via Wikipedia
RISC-V
(RISC) principles. The project began in 2010 at the University of California, Berkeley, transferred to the RISC-V Foundation in 2015, and on to RISC-V
-
http://github.com/riscv — found via Mwmbl
RISC-V · GitHub
Saved searches Use saved searches to filter your results more quickly You signed in with another tab or window. Reload to refresh your session.You signed…
-
https://en.wikipedia.org/wiki/Reduced_instruction_set_computer — found via Wikipedia
Reduced instruction set computer
In electronics and computer science, a reduced instruction set computer (RISC) is a computer architecture designed to simplify the individual instructions
-
https://en.wikipedia.org/wiki/RISC-V_instruction_listings — found via Wikipedia
RISC-V instruction listings
The RISC-V instruction set refers to the set of instructions that RISC-V compatible microprocessors support. The instructions are usually part of an executable
-
https://en.wikipedia.org/wiki/RISC-V_assembly_language — found via Wikipedia
RISC-V assembly language
RISC-V assembly language is a low-level programming language that is used to produce object code for the RISC-V class of processors. Assembly languages
-
https://en.wikipedia.org/wiki/MIPS_Technologies — found via Wikipedia
MIPS Technologies
is most widely known for developing the MIPS architecture and a series of RISC CPU chips based on it. MIPS provides processor architectures and cores for
-
http://riscv.org — found via Mwmbl
RISC-V International – RISC-V: The Open Standard RISC Instructio…
RISC-V Summit North America 2024 | October 22-23 Upcoming Event RISC-V Summit Europe The RISC-V Summit Europe is the premier event that connects the Euro…
-
http://riscv.org/risc-v-staff/ — found via Mwmbl
RISC-V Staff – RISC-V International
RISC-V Executive Team Calista Redmond CEO Calista Redmond CEO, RISC-V International Calista Redmond is the CEO of RISC-V International with a mission to …
-
https://riscv.org/feed/ — found via Mwmbl
RISC-V International
VRULL, a company headquartered in Austria that provides consulting services and outsourced R&D to semiconductor companies, is entering a strategic partne…
-
http://riscv.org/risc-v-labs/ — found via Mwmbl
RISC-V Labs – RISC-V International
A broad and robust software ecosystem is key to the success of RISC-V. RISC-V Labs brings together member companies from across the ecosystem to give dev…
-
http://riscv.org/recognition/ — found via Mwmbl
RISC-V Recognition – RISC-V International
Recognition RISC-V Recognition rewards and amplifies the work of community members, engineers, and advocates working hard to advance RISC-V. Composed of …
-
https://riscv.org/about/ — found via Mwmbl
About RISC-V - RISC-V International
RISC-V combines a modular technical approach with an open, royalty-free ISA — meaning that anyone, anywhere can benefit from the IP contributed and produc…
-
http://riscv.org/about/ — found via Mwmbl
About RISC-V – RISC-V International
RISC-V is an open standard Instruction Set Architecture (ISA) enabling a new era of processor innovation through open collaboration RISC-V enables the co…
-
https://github.com/riscv-mcu — found via Mwmbl
RISC-V Microcontroller · GitHub
Saved searches Use saved searches to filter your results more quickly You signed in with another tab or window. Reload to refresh your session.You signed…
-
https://github.com/riscv-admin/ — found via Mwmbl
RISC-V Administrative Materials · GitHub
Saved searches Use saved searches to filter your results more quickly You signed in with another tab or window. Reload to refresh your session.You signed…
-
https://github.com/riscv-android-src — found via Mwmbl
RISC-V Android · GitHub
Saved searches Use saved searches to filter your results more quickly You signed in with another tab or window. Reload to refresh your session.You signed…
-
https://techcrunch.com/tag/risc-v/ — found via Mwmbl
RISC-V | TechCrunch
RISC-V The Linux Foundation Europe, the relatively new European arm of the Linux Foundation foundation of foundations, today announced the launch of the …
-
http://www.anandtech.com/tag/risc-v — found via Mwmbl
RISC-V - Latest Articles and Reviews on AnandTech
RISC-V As part of a broad collaborative agreement with Google, Qualcomm this week said that that it will be adopting the RISC-V instruction set architect…
-
http://www.jeffgeerling.com/tags/risc-v — found via Mwmbl
risc-v | Jeff Geerling
Main menu risc-v Ansible runs on Python, and Python runs on... well pretty much everything. Including newer RISC-V machines. But Ansible has a lot of dep…
-
http://www.jeffgeerling.com/comment/31936 — found via Mwmbl
RISC-V Business: Testing StarFive's VisionFive 2 SBC | Jeff Geer…
Main menu RISC-V Business: Testing StarFive's VisionFive 2 SBC It's risky business fighting Intel, AMD, and Arm, and that's exactly what Star Five is try…
-
http://lwn.net/Articles/856870/ — found via Mwmbl
Why RISC-V doesn't (yet) support KVM [LWN.net]
Why RISC-V doesn't (yet) support KVM > Are kernel maintainers prepared to support more than one version of RISC-V virtualization? Why would that be a pro…
-
https://lwn.net/Articles/724172/ — found via Mwmbl
6th RISC-V Workshop Proceedings [LWN.net]
6th RISC-V Workshop Proceedings The proceedings of the RISC-V workshop, held May 8-11 in Shanghai China, are available with links to slides and videos. T…
-
http://wiki.ubuntu.com/RISC-V/QEMU — found via Mwmbl
RISC-V/QEMU - Ubuntu Wiki
Then login using ubuntu:ubuntu. See the cloud-init section below to further customise the first boot behaviour with cloud-init. cloud-init integration Th…
-
http://wiki.ubuntu.com/RISC-V/LicheeRV — found via Mwmbl
RISC-V/LicheeRV - Ubuntu Wiki
LicheeRV Dock The LicheeRV board can be used in different configurations. We currently only supply an image for the LicheeRV with Dock. Below you will fi…
-
http://wiki.ubuntu.com/RISC-V/Nezha%20D1 — found via Mwmbl
RISC-V/Nezha D1 - Ubuntu Wiki
Copying Ubuntu onto the SD-card You will have to replace /dev/sdX by the actual device name of your SD card. Please, be especially cautious not to overwr…
-
http://wiki.ubuntu.com/RISC-V/Milk-V Mars — found via Mwmbl
RISC-V/Milk-V Mars - Ubuntu Wiki
U-Boot The Milk-V Mars board can boot firmware from either of SPI flash, SD-card, eMMC, or UART. The boot source is selected via DIP switches. GPIO01 GPI…
-
https://www.sifive.com/designshare — found via Mwmbl
RISC-V Core IP Portfolio - SiFive
A Winning Processor Portfolio. The broad SiFive® Core IP portfolio is comprised of four distinct families spanning from high-performance application proc…
-
https://www.sifive.com/technology/risc-v — found via Mwmbl
RISC-V - SiFive
The Gold Standard of RISC-V SiFive was founded in California's Silicon Valley by the inventors of RISC-V, who have been developing the RISC-V instruction…
-
https://www.cnx-software.com/tag/risc-v — found via Mwmbl
risc-v News - CNX Software - Embedded Systems News
Microchip has introduced its first 64-bit RISC-V microprocessor family with the PIC64GX pin-to-pin compatible with the company’s PolarFire SoC FPGA devic…
-
https://www.cnx-software.com/news/RISC-V/page/8/ — found via Mwmbl
risc-v News - Page 8 of 48 - CNX Software - Embedded Systems News
risc-v Renesas has recently announced its first homegrown 32-bit RISC-V CPU core based on the open-standard instruction set architecture (ISA). This CPU …
-
https://www.cnx-software.com/news/RISC-V/page/15/ — found via Mwmbl
risc-v News - Page 15 of 48 - CNX Software - Embedded Systems Ne…
risc-v Yesterday, I ended up on the HPMicro website showing the illustration above about a 1 GHz MCU called HPM64G0. It looked interesting enough so I cl…
-
https://www.cnx-software.com/news/risc-v/page/37/ — found via Mwmbl
risc-v News - Page 37 of 48 - CNX Software - Embedded Systems Ne…
RISC-V based PolarFire SoC FPGA by Microsemi may be coming up in the third quarter of this year, but Ali Uzel has been sharing a few details about SAVVY-…
-
https://9to5google.com/guides/risc-v/ — found via Mwmbl
RISC-V - 9to5Google
RISC-V Earlier this month, Qualcomm announced it was working with Google on a RISC-V Wear OS chip. The Android team today provided an update on RISC-V ad…
-
https://eprint.iacr.org/2022/1697 — found via Mwmbl
RISC-V Instruction Set Extensions for Lightweight Symmetric Cryp…
Abstract The NIST LightWeight Cryptography (LWC) selection process aims to standardise cryptographic functionality which is suitable for resource-constra…
-
https://www.phoronix.com/search/RISC-V — found via Mwmbl
RISC-V - Phoronix
The mission at Phoronix since 2004 has centered around enriching the Linux hardware experience. In addition to supporting our site through advertisements…
-
http://www.phoronix.com/news/RISC-V-GCC7-Lands — found via Mwmbl
RISC-V Port Lands In GCC 7 Codebase - Phoronix
RISC-V Port Lands In GCC 7 Codebase The RISC-V GCC port has been a work in progress for a long time and was held up by university lawyers while that was …
-
http://www.phoronix.com/news/Linux-6.11-RISC-V — found via Mwmbl
RISC-V Sees Support For New ISA Extensions In Linux 6.11 - Phoro…
RISC-V Sees Support For New ISA Extensions In Linux 6.11 Palmer Dabbelt on Saturday sent out the RISC-V architecture updates for the ongoing Linux 6.11 m…
-
http://www.phoronix.com/forums/node/930039 — found via Mwmbl
RISC-V Port Lands In GCC 7 Codebase - Phoronix Forums
If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register li…
-
http://www.phoronix.com/forums/node/976407 — found via Mwmbl
RISC-V Eyeing Mainline In Time For The Linux 4.15 Kernel - …
If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register li…
-
http://www.phoronix.com/forums/node/979619 — found via Mwmbl
RISC-V Continues Prepping For Mainline Linux Kernel - Ph…
If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register li…
-
http://www.phoronix.com/forums/node/891437 — found via Mwmbl
RISC-V Backend Proposed For LLVM - Phoronix Forums
If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register li…
-
http://esr.ibiblio.org/?p=8242 — found via Mwmbl
RISC-V is doing disruption right – Armed and Dangerous
RISC-V is doing disruption right Technical introduction here (somewhat out of date; hardware support is broader and deeper now, and I have seen video of …
-
https://habr.com/ru/post/454208/ — found via Mwmbl
RISC-V с нуля / Хабр
# I put these two exports directly in my ~/.zshenv file - you may have to do something else. export RISCV_OPENOCD_PATH="$HOME/usys/riscv/openocd-<date>-<…
-
https://gcc.gnu.org/PR95115 — found via Mwmbl
95115 – RISC-V 64: inf/inf division optimized out, invalid opera…
Created attachment 48525[details] Testcase On 64-bit RISC-V, the acos/asin tests from the glibc testsuite fails when it is built with GCC 10, as the inva…